Resistive-Open Defect Analysis for Through-Silicon-Vias
نویسندگان
چکیده
Three-dimensional (3D) integration is a fast emerging technology that offers integration of high density, fast performance and heterogeneous circuits in a small footprint. Through-Silicon-Vias (TSVs) enable 3D integration by providing fast performance and short interconnects among tiers. However, they are also susceptible to defects that occur during manufacturing steps and cause crucial reliability issues. In this paper, we perform an in-depth analysis of resistive-open defects (ROD) on TSVs for various scenarios. We consider TSV ROD analysis in the presence of voltage drop, ground bounce, and coupling effects (i.e. inductive and capacitive) for a wide frequency spectrum. We perform a study on a three-tier structure and demonstrate conditions in which TSVs start to fail. Furthermore, we show the impact that the electrical behavior of the multi-tier network has on TSV performance. Keywords-component; 3D integration, TSVs, failure analysis
منابع مشابه
Micro-Raman spectroscopy and analysis of near-surface stresses in silicon around through-silicon vias for three-dimensional interconnects
Related Articles Electrical characterization of a-InGaZnO thin-film transistors with Cu source/drain electrodes Appl. Phys. Lett. 100, 112109 (2012) Mechanism for resistive switching in an oxide-based electrochemical metallization memory Appl. Phys. Lett. 100, 072101 (2012) The role of eddy currents and nanoparticle size on AC magnetic field–induced reflow in solder/magnetic nanocomposites J. A...
متن کاملVernier ring based pre-bond through silicon vias test in 3D ICs
Defects in TSV will lead to variations in the propagation delay of the net connected to the faulty TSV. A non-invasive Vernier Ring based method for TSV pre-bond testing is proposed to detect resistive open and leakage faults. TSVs are used as capacitive loads of their driving gates, then time interval compared with the fault-free TSVs will be detected. The time interval can be detected with pi...
متن کاملVery high aspect ratio through-silicon vias (TSVs) fabricated using automated magnetic assembly of nickel wires
Through-silicon via (TSV) technology enables 3D-integrated devices with higher performance and lower cost as compared to 2D-integrated systems. This is mainly due to smaller dimensions of the package and shorter internal signal lengths with lower capacitive, resistive and inductive parasitics. This paper presents a novel low-cost fabrication technique for metal-filled TSVs with very high aspect...
متن کاملDefect and microstructural evolution in thermally cycled Cu through-silicon vias
In this study, the effect of thermal cycling on defect generation, microstructure, and RF signal integrity of blind Cu through-silicon vias (TSVs) were investigated. Three different thermal cycling profiles were used; each differentiated by their peak cycling temperature (100 C, 150 C, 200 C) and the time needed to complete one cycle (cycle time). The study was performed on two Cu TSV wafer sam...
متن کاملImplementation of silicon-on-glass MEMS devices with embedded through-wafer silicon vias using the glass reflow process for wafer-level packaging and 3D chip integration
This study presents a novel system architecture to implement silicon-on-glass (SOG) MEMS devices on Si–glass compound substrate with embedded silicon vias. Thus, the 3D integration of MEMS devices can be accomplished by means of through-wafer silicon vias. The silicon vias connecting to the pads of devices are embedded inside the Pyrex glass. Parasitic capacitance for both vias and microstructu...
متن کامل